

J1011 U.S. PTO
10/05/0341
01/15/02

PATENT NUMBER and
ISSUE DATE

U.S. UTILITY Patent Application

APPL. NUM.	FILING DATE	CLASS	SUBCLASS	GAU	EXAMINER
10050348	01/15/2002	438		2813	SCHILLINGER

APPLICANTS: Sandhu Gurtej; Moore John; Rueger Neal;

*CONTINUING DATA VERIFIED:

THIS APPLICATION IS A DIV OF 09/633,556 08/07/2000

ABANDONED

BEST AVAILABLE COPY

*FOREIGN APPLICATIONS VERIFIED:

PG-PUB [] DO NOT PUBLISH []	RESCIND []
Foreign priority claimed [] 35 USC 119 conditions met [] Signed and Acknowledged Examiner's initials []	Class No. [] □ yes □ no ATTORNEY DOCKET NO. MI22-1898
TITLE : Transistor structures	
U.S. DEPT. OF COMM./PAT. & TM-PTC-436L (Rev. 12-04)	

NOTICE OF ALLOWANCE MAILED

04/06/04

Loren M. Molle
Assistant Examiner

Total Claims 3 Print Claim for O.G. 1

Amount Due	Date Paid
\$ 1630	

DRAWING
Sheets Drawn. 3 Fig. Drawn. 6 Print Fig. 6

TERMINAL

DISCLAIMER

Primary Examiner

C. Molle 4/7/04
Application Examiner

PREPARED FOR ISSUE

WARNING: The information disclosed herein may be restricted.
Unauthorized disclosure may be prohibited by the United States Code Title 35,
Sections 122, 181 and 368. Possession outside the U.S. Patent & Trademark
Office is restricted to authorized employees and contractors only.

This office is restricted to authorized employees and contractors only.

FORMAL DRAWINGS

FILED WITH:

DISK (CRF)

CD-ROM
(Attached in pocket on right inside flap)